View EMK316ABJ226ML-T_4636550.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

en2390qi preliminary datasheet 9a voltage mode synchronous buck pwm dc-dc converter with integrated inductor www.enpirion.com 2description the en2390qi is a power system on a chip (powersoc) dc-dc converter. it integrates mosfet switches, small-signal control circuits, compensati on and an integrated inductor in an advanced 11x10x3mm qfn module. it offers high efficiency, excellent line and load regulation over temperature . the en2390qi operates over a wide input voltage range and is specifically designed to meet the prec ise voltage and fast transient requirements of high- performance products. the en2390 features frequency synchronization to an external clock, pow er ok output voltage monitor, programmable soft-start along with thermal and over current protection. the device?s advanced circuit design, ultra high switch ing frequency and proprietary integrated inductor technology delivers high-quality, ultra compact, no n- isolated dc-dc conversion. the enpirion solution significantly helps in system design and productivity by offering greatly simplif ied board design, layout and manufacturing requirements. in addition, overall system level reliability is improved given the small number of components required with the enpirion solution. all enpirion products are rohs compliant and lead- free manufacturing environment compatible. features ? integrated inductor, mosfets, controller ? total solution size estimate: 235mm 2 ? wide input voltage range: 4.5v ? 14v ? 2% v out accuracy (over line/load/temperature) ? frequency synchronization (external clock) ? output enable pin and power ok signal ? programmable soft-start time ? under voltage lockout protection (uvlo) ? programmable over current protection ? thermal shutdown and short circuit protection ? rohs compliant, msl level 3, 260 o c reflow applications ? space constrained applications ? distributed power architectures ? output voltage ripple sensitive applications ? beat frequency sensitive applications ? servers, embedded computing systems, lan/san adapter cards, raid storage systems, industrial automation, test and measurement, and telecommunications figure 1 . simplified applications circuit (footprint optimiz ed) figure 2. highest efficiency in smallest solution size 0 10 20 30 40 50 60 70 80 90 100 0 1 2 3 4 5 6 7 8 9 efficiency (%) output current (a) sim efficiency vs. output current vout = 3.3v vout = 1.8v vout = 1.2v conditions v in = 12.0v avin = 3.3v dual supply
en2390qi ? enpirion 2012 all rights reserved, e&oe enpirion c onfidential www.enpirion.com , page 2 ordering information part number package markings temp rating (c) package description en2390qi en2390qi -40 to +85 76-pin (11mm x 10mm x 3mm) qfn t&r en2390qi-e en2390qi qfn evaluation board packing and marking information : http://www.enpirion.com/resource-center-packing-and -marking-information.htm pin assignments (top view) figure 3: pin out diagram (top view) note a : nc pins are not to be electrically connected to e ach other or to any external signal, ground, or vol tage. however, they must be soldered to the pcb. failure to follow this guideline may result in part malfunc tion or damage. note b : shaded area highlights exposed metal below the pa ckage that is not to be mechanically or electricall y connected to the pcb. refer to figure 10 for detail s. note c : white ?dot? on top left is pin 1 indicator on top of the device package.
en2390qi ? enpirion 2012 all rights reserved, e&oe enpirion c onfidential www.enpirion.com , page 3 pin description i/o legend : p=power g=ground nc=no connect i=input o=output i /o=input/output pin name i/o function 1-19, 29, 30, 61, 67, 72-76 nc nc no connect ? these pins may be internally connected . do not connect them to each other or to any other electrical signal. fa ilure to follow this guideline may result in device damage. 20-28 vout o regulated converter output. connect these pins to the load and place output capacitor between these pins and pgnd pins 33-38. 31, 32, 69-71 nc(sw) nc no connect ? these pins are internally connected to the common switching node of the internal mosfets. they are not to be el ectrically connected to any external signal, ground, or voltage. failure to fol low this guideline may result in damage to the device. 33-38 pgnd g input/output power ground. connect these pins to t he ground electrode of the input and output filter capacitors. see vout and pv in pin descriptions for more details. 39-49 pvin p input power supply. connect to input power supply. decouple with input capacitor to pgnd pins 33-38. 50 avino o internal 3.3v linear regulator output. connect thi s pin to avin (pin 59) for applications where operation from a single input vo ltage (pvin) is required. if avino is being used, place a 1uf, x5r, capacitor be tween avino and agnd as close as possible to avino. 51 pg i/o place a 0.1uf, x5r, capacitor between thi s pin and btmp. 52 btmp i/o see pin 51 description. 53 vddb o internal regulated voltage used for the internal co ntrol circuitry. place a 1uf, x5r, capacitor between this pin and bgnd. 54 bgnd g see pin 53 description. 55 s_in i digital input. this pin accepts either an input cl ock to phase lock the internal switching frequency or a s_out signal from another en2390qi. leave this pin floating if not used. 56 s_out o digital output. pwm signal is output on this pin. leave this pin floating if not used. 57 pok o power ok is an open drain transistor (pulled up to avin or similar voltage) used for power system state indication. pok is logic hi gh when vout is within -10% to +20% of vout nominal. 58 enable i input enable. applying a logic high to this pin en ables the output and initiates a soft-start. applying a logic low disables the outp ut. 59 avin p 3.3v input power supply for the controller. place a 0.1uf, x5r, capacitor between avin and agnd 60 agnd g analog ground. this is the ground return for the co ntroller. needs to be connected to a quiet ground. 61 nc test pin. for enpirion internal use only. connect to gnd plane at all times. 62 vfb i/o external feedback input. the feedback loop is close d through this pin. a voltage divider at vout is used to set the output v oltage. the mid-point of the divider is connected to vfb. a phase lead capacitor from this pin to vout is also required to stabilize the loop. 63 eain o optional error amplifier input. allows for customi zation of the control loop if necessary. 64 ss i/o soft-start node. the soft-start capacitor is connec ted between this pin and agnd. the value of this capacitor determines the s tartup time. 65 rclx i/o programmable over-current protection. placement of a resistor on this pin will adjust the over-current protection threshold. see table 2 for the recommended rclx value to set ocp at the nominal value specifie d in the electrical characteristics table. 66 fadj i/o adding a resistor (r fadj ) to this pin will adjust the switching frequency o f the en2390qi. see table 1 for suggested resistor value s on r fadj for various pvin/vout combinations to maximize efficiency.
en2390qi ? enpirion 2012 all rights reserved, e&oe enpirion c onfidential www.enpirion.com , page 4 pin name i/o function 68 cgnd connect to gnd plane at all times. 77 pgnd not a perimeter pin. device thermal pad to be conne cted to the system gnd plane for heat-sinking purposes. absolute maximum ratings caution : absolute maximum ratings are stress ratings only. functional operation beyond the recommended operat ing conditions is not implied. stress beyond the absolu te maximum ratings may impair device life. exposure to absolute maximum rated conditions for extended periods may a ffect device reliability. parameter symbol min max units voltages on : pvin, vout -0.5 15 v pin voltages ? avino, avin, enable, pok, s_in, s_ou t 2.5 6.0 v pin voltages ? vfb, ss, eain, rclx, fadj -0.5 2.7 5 v pvin slew rate 0.3 3 v/ms storage temperature range t stg -65 150 c maximum operating junction temperature t j-abs max 150 c reflow temp, 10 sec, msl3 jedec j-std-020a 260 c esd rating (based on human body model) 2000 v esd rating (based on cdm) 500 v recommended operating conditions parameter symbol min max units input voltage range pvin 4.5 14 v avin: controller supply voltage avin 2.5 5.5 v output voltage range (note 1) v out 0.75 5 v output current i out 9 a operating ambient temperature t a -40 +85 c operating junction temperature t j -40 +125 c thermal characteristics parameter symbol typ units thermal shutdown t sd 160 c thermal shutdown hysteresis t sdh 35 c thermal resistance: junction to ambient (0 lfm) (no te 2) ja 15 c/w thermal resistance: junction to case (0 lfm) jc 1.5 c/w note 1 : rclx resistor value may need to be raised for v out > v in ? 2.5v to increase current limit threshold. note 2 : based on 2oz. external copper layers and proper t hermal design in line with eij/jedec jesd51-7 stand ard for high thermal conductivity boards.
en2390qi ? enpirion 2012 all rights reserved, e&oe enpirion c onfidential www.enpirion.com , page 5 electrical characteristics note: v in =12v, minimum and maximum values are over operating ambient temperature range unless otherwise noted. typical values are at t a = 25c. parameter symbol test conditions min typ max units operating input voltage pvin 4.5 14.0 v controller input voltage avin 2.5 5.5 v pvin under voltage lock-out uvlo pvin voltage above which uvlo is not asserted 2 v avin under voltage lock-out rising avin uvlor voltage above which uvlo is not asserted 2.3 v avin under voltage lock-out falling avin ovlof voltage below which uvlo is asserted 2.1 v avin pin input current i avin tbd ma internal linear regulator output voltage avino 3.3 v shut-down supply current ipvin s pvin=12v, avin=3.3, enable=0v 300 a iavin s pvin=12v, avin=3.3, enable=0v 50 a feedback pin voltage v fb feedback node voltage at: v in = 12v, iload = 0, t a = 25c 0.594 0.60 0.606 v feedback pin voltage v fb feedback node voltage at: 4.5v v in 14v 0a iload 9a, t a = -40 to 85c 0.588 0.60 0.612 v feedback pin input leakage current i fb vfb pin input leakage current (note 3) -5 5 na v out rise time t rise c ss = 47nf (note 4 and note 5) 1.5 2.0 2.5 ms soft start capacitor range c ss_range tbd 47 tbd nf maximum continuous output current i out_max_cont 9 a over current trip level i ocp reference table 2 13.5 a disable threshold v disable enable pin logic low. 0.0 0.6 v enable threshold v enable enable pin logic high 1.8 avin v enable lockout time t enlockout 8 ms enable pin input current i enable 180k pull down (note 3) 4 a switching frequency f sw rfadj =3k 1.0 mhz external sync clock frequency lock range f pll_lock range of sync clock frequency 0.8 1.6 mhz s_in threshold ? low v s_in_lo s_in clock logic low level 0.8 v s_in threshold ? high v s_in_hi s_in clock logic high level 1.8 2.5 v s_out threshold ? low v s_out_lo s_out clock logic low level 0.8 v s_out threshold ? high v s_out_hi s_out clock logic high level 1.8 2.5 v pok lower threshold pok lt output voltage as a fraction of expected output voltage 90 %
en2390qi ? enpirion 2012 all rights reserved, e&oe enpirion c onfidential www.enpirion.com , page 6 parameter symbol test conditions min typ max units pok output low voltage v pokl with 4ma current sink into pok 0.4 v pok output hi voltage v pokh pvin range: 4.5v v in 14v avin v pok pin v oh leakage current i pokl pok high (note 3) 1 a note 3 : parameter not production tested but is guaranteed by design. note 4 : rise time calculation begins when avin > v uvlo and enable = high. note 5 : v out rise time accuracy does not include soft-start cap acitor tolerance.
en2390qi ? enpirion 2012 all rights reserved, e&oe enpirion c onfidential www.enpirion.com , page 7 typical performance curves 0 10 20 30 40 50 60 70 80 90 100 0 1 2 3 4 5 6 7 8 9 efficiency (%) output current (a) sim efficiency vs. output current vout = 3.3v vout = 1.8v vout = 1.2v conditions v in = 12.0v avin = 3.3v dual supply 0 10 20 30 40 50 60 70 80 90 100 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 6 efficiency (%) output current (a) sim efficiency vs. output current vout = 3.3v vout = 1.8v vout = 1.2v conditions v in = 10.0v avin = 3.3v dual supply 0.0 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0 9.0 55 60 65 70 75 80 85 maximum output current (a) ambient temperature ( c) output current de-rating vout = 3.3v vout = 1.8v conditions v in = 12v t jmax = 125 c ja = 15 c/w 10x11x3mm qfn no air flow conditions v in = 12v t jmax = 125 c ja = 15 c/w 10x11x3mm qfn no air flow 0.0 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0 9.0 55 60 65 70 75 80 85 maximum output current (a) ambient temperature ( c) output current de-rating vout = 3.3v vout = 1.8v conditions v in = 12v t jmax = 125 c ja = 15 c/w 10x11x3mm qfn no air flow conditions v in = 10v t jmax = 125 c ja = 15 c/w 10x11x3mm qfn no air flow 0.0 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0 9.0 55 60 65 70 75 80 85 maximum output current (a) ambient temperature ( c) output current de-rating with air flow vout = 3.3v conditions v in = 12v t jmax = 125 c ja = 15 c/w 10x11x3mm qfn no air flow conditions v in = 12v t jmax = 125 c ja = 12.5 c/w 10x11x3mm qfn air flow (200fpm) 0.0 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0 9.0 55 60 65 70 75 80 85 maximum output current (a) ambient temperature ( c) output current de-rating with air flow vout = 3.3v conditions v in = 12v t jmax = 125 c ja = 15 c/w 10x11x3mm qfn no air flow conditions v in = 12v t jmax = 125 c ja = 11 c/w 10x11x3mm qfn air flow (400fpm)
en2390qi ? enpirion 2012 all rights reserved, e&oe enpirion c onfidential www.enpirion.com , page 8 typical performance curves 0.0 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0 9.0 55 60 65 70 75 80 85 maximum output current (a) ambient temperature ( c) output current de-rating with heat sink vout = 3.3v vout = 1.8v conditions v in = 12v t jmax = 125 c ja = 15 c/w 10x11x3mm qfn no air flow conditions v in = 12v t jmax = 125 c ja = 14 c/w 10x11x3mm qfn no air flow 0.0 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0 9.0 55 60 65 70 75 80 85 maximum output current (a) ambient temperature ( c) output current de-rating with heat sink and air flow vout = 3.3v vout = 1.8v conditions v in = 12v t jmax = 125 c ja = 15 c/w 10x11x3mm qfn no air flow conditions v in = 12v t jmax = 125 c ja = 11.5 c/w 10x11x3mm qfn air flow (200fpm) 0.0 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0 9.0 55 60 65 70 75 80 85 maximum output current (a) ambient temperature ( c) output current de-rating with heat sink and air flow vout = 3.3v conditions v in = 12v t jmax = 125 c ja = 15 c/w 10x11x3mm qfn no air flow conditions v in = 12v t jmax = 125 c ja = 10 c/w 10x11x3mm qfn air flow (400fpm)
en2390qi ? enpirion 2012 all rights reserved, e&oe enpirion c onfidential www.enpirion.com , page 9 typical performance characteristics vout (ac coupled) output ripple at 500mhz bandwidth conditions vin = 12v vout = 1.0v iout = 9a cin = 2 x 22f (1210) cout = 2 x 100 f (1206) + 2 x 22f (0805) vout (ac coupled) output ripple at 500mhz bandwidth conditions vin = 12v vout = 2.45v iout = 6a cin = 2 x 22f (1210) cout = 2 x 47 f (1206) + 2 x 22f(0805) vout (ac coupled) load transient from 0 to 9a conditions vin = 12v, vout = 1.0v cin = 2 x 22f (1210) cout = 2 x 100f (1206 ) + 2 x 22f (0805 ) load vout (ac coupled) load transient from 0 to 4.5a load conditions vin = 12v, vout = 1.0v cin = 2 x 22f (1206) cout = 2 x 100f (1206 ) + 2 x 22f (0805 )
en2390qi ? enpirion 2012 all rights reserved, e&oe enpirion c onfidential www.enpirion.com , page 10 functional block diagram figure 4: functional block diagram functional description synchronous buck converter the en2390qi is a highly integrated synchronous, buck converter with integrated controller, power mosfet switches and integrated inductor. the nominal input voltage (pvin) range is 4.5v to 14v and can support up to 9a of continuous output current. the output voltage is programmed using an external resistor divider network. the control loop utilizes a type iv voltage-mode compensation network and maximizes on a low-noise pwm topology. much of the compensation circuitry is internal to the device. however, a phase lead capacitor is required along with the output voltage feedback resistor divider to complete the type iv compensation network.. the high switching frequency of the en2390qi enables the use of small size input and output capacitors, as well as a wide loop bandwidth within a small foot print. protection features: the power supply has the following protection features: ? programmable over-current protection ? thermal shutdown with hysteresis. ? under-voltage lockout protection additional features: ? switching frequency synchronization. ? programmable soft-start ? power ok output monitoring
en2390qi ? enpirion 2012 all rights reserved, e&oe enpirion c onfidential www.enpirion.com , page 11 power up sequence the en2390qi is designed to be powered by either a single input supply (pvin) or two separate supplies: one for pvin and the other for avin. single input supply application (pvin): the en2390qi has an internal linear regulator that converts pvin to 3.3v. the output of the linear regulator is provided on the avino pin. avino should be connected to avin on the en2390qi. in this application, the following external components are required: place a 1f, x5r, capacitor between avino and agnd as close as possible to avino. place a 0.1f, x5r, capacitor between avin and agnd as close as possible to avin. in addition, place a resistor (r vb ) between vddb and avin, as shown in figure 1. enpirion recommends r vb =4.75k . in this application, enable cannot be asserted before pvin. if no external enable signal is used, tying enable to avin meets this requirement. dual input supply application (pvin and avin): in this application, place a 0.1f, x5r, capacitor between avin and agnd as close as possible to avin. refer to figure 5 for a recommended schematic for a dual input supply application. for dual input supply applications, the sequencing of the two input supplies, pvin and avin, is very important. during power up, neither enable nor pvin should be asserted before avin. there are two common acceptable turn-on/off sequences for the device. enable can be tied to avin and come up with it, and pvin can be ramped up and down as needed. alternatively, pvin can be brought high after avin is asserted, and the device can be turned on and off by toggling the enable pin. enable operation the enable pin provides a means to enable normal operation or to shut down the device. a logic high will enable the converter into normal operation. when the enable pin is asserted (high) the device will undergo a normal soft-start. a logi c low will disable the converter. a logic low will po wer down the device in a controlled manner and the device is subsequently shut down. the enable signal has to be low for at least the enable lockout time (8ms) in order for the device to be re - enabled. pre-bias operation the en2390qi is not designed to be turned on into a pre-biased output voltage. figure 5: dual input supply (pvin and avin) recommended schematic frequency synchronization the switching frequency of the en2390qi can be phase-locked to an external clock source to move unwanted beat frequencies out of band. the internal switching clock of the en2390qi can be phase locked to a clock signal applied to the s_in pin. an activity detector recognizes the presence of an external clock signal and automatically phase- locks the internal oscillator to this external cloc k. phase-lock will occur as long as the input clock frequency is in the range of 0.8mhz to 1.6mhz. when no clock is present, the device reverts to the free running frequency of the internal oscillator. adding a resistor (r fs ) to the fadj pin will adjust the frequency lower. if a 3k resistor is placed on fadj the nominal switching frequency of the en2390qi is 1mhz. the efficiency performance of the en2390qi for various pvin/vout combinations can be optimized by adjusting the switching frequency. table 1 shows recommended r fs values for various pvin/vout combinations in order to optimize performance of the en2390qi. pvin vout r f s 12v tbd tbd tbd tbd tbd tbd tbd tbd tbd tbd 5v tbd tbd tbd tbd tbd tbd table 1: recommended r fs values
en2390qi ? enpirion 2012 all rights reserved, e&oe enpirion c onfidential www.enpirion.com , page 12 spread spectrum mode the external clock frequency may be swept between 0.8mhz and 1.6mhz at repetition rates of up to 10 khz in order to reduce emi frequency components. soft-start operation soft start is a means to ramp the output voltage gradually upon start-up. the output voltage rise time is controlled by the choice of soft-start capacitor, which is placed between the ss pin (pin 78) and the agnd pin (pin 74). rise time (ms): t r c ss [nf] x 0.067 during start-up of the converter, the reference voltage to the error amplifier is linearly increase d to its final level by an internal current source of approximately 10a. typical soft-start rise time is ~3.2ms with ss capacitor value of 47nf. the rise time is measured from when v in > v uvlor and enable pin voltage crosses its logic high threshold to when v out reaches its programmed value. pok operation the pok signal is an open drain signal (requires a pull up resistor to avin or similar voltage) from t he converter indicating the output voltage is within t he specified range. typically, a 100k or lower resistance is used as the pull-up resistor. the pok signal will be logic high (avin) when the output voltage is above 90% of the programmed v out . if the output voltage goes outside of this range, the pok signal will be a logic low. over-current protection (ocp) the current limit function is achieved by sensing the current flowing through a sense pfet. when the sensed current exceeds the current limit, both power fets are turned off for the rest of the switching cycle. if the over-current condition is removed, the over-current protection circuit will r e- enable pwm operation. if the over-current condition persists, the circuit will continue to protect the load. the ocp trip point is nominally set as specified in the electrical characteristics table. in the event the ocp circuit trips consistently in normal operation, the device enters a hiccup mode. while in hiccup mode, the device is disabled for a short while and restarted with a normal soft-start. the hiccup tim e is approximately 32ms. this cycle can continue indefinitely as long as the over current condition persists. the ocp trip point can be programmed to trip at a lower level via the rclx pin. the value of the resistor connected between rclx and ground will determine the ocp trip point. generally, the highe r the rclx value, the higher the current limit threshold. note that if rclx pin is left open the output current will be unlimited and the device wil l not have current limit protection. reference table 2 for a list of recommended resistor values on rclx that will set the ocp trip point at the typical val ue of 13.5a, also specified in the electrical characteristics table. this table assumes v out < v in ? 2.5v. contact techsupport@enpirion.com for specific rclx values to be use for special cases. v out range r clx v alue 0.6v < v out 0.9v 36.5k 0.9v < v out 1.2v 38.4k 1.2v < v out 2.0v 40.2k 2.0v < v out 5.0v 45.3k table 2: recommended r clx values vs. v out thermal overload protection thermal shutdown circuit will disable device operation when the junction temperature exceeds approximately 150oc. after a thermal shutdown event, when the junction temperature drops by approx 20oc, the converter will re-start with a normal soft-start. input under-voltage lock-out (uvlo) internal circuits ensure that the converter will no t start switching until the input voltage is above th e specified minimum voltage. hysteresis, input de- glitch and output leading edge blanking ensures high noise immunity and prevents false uvlo triggers.
en2390qi ? enpirion 2012 all rights reserved, e&oe enpirion c onfidential www.enpirion.com , page 13 application information output voltage programming and loop compensation the en2390qi output voltage is programmed using a simple resistor divider network. a phase lead capacitor (c a ) plus a resistor (r ca ) are required for stabilizing the loop. figure 6 shows the required components and the equations to calculate their values. the values recommended for c a and r ca will vary with each pvin and vout combination. the en2390 solution can be optimized for either smallest size or highest performance. please see table 5 for a list of recommended c a and r ca values for each solution option. the en2390qi output voltage is determined by the voltage presented at the vfb pin. this voltage is set by way of a resistor divider between vout and agnd with the midpoint going to vfb. the en2390qi uses a type iv compensation network. most of this network is integrated. however a phase lead capacitor and a resistor are required in parallel with the upper resistor of the external feedback network (see figure 6). total compensation is optimized for either low output ripple or small solution size, and will result in a wide loop bandwidth and excellent load transient performance for most applications. see table 5 for compensation values for both options based on input and output voltage conditions. in some cases modifications to the compensation may be required. the en2390qi provides the capability to modify the control loop response to allow for customization for specific applications. for more information, contact enpirion applications engineering support (techsupport@enpirion.com). figure 6: v out resistor divider & compensation components. ra equation is only valid for best performance option. for small solution size option, see table 5. input capacitor selection the en2390qi requires two 22f/1206 input capacitor. low-cost, low-esr ceramic capacitors should be used as input capacitors for this converter. the dielectric must be x5r or x7r rated. y5v or equivalent dielectric formulations must not be used as these lose too much capacitance with frequency, temperature and bias voltage. in some applications, lower value capacitors are needed in parallel with the larger, capacitors in order to provide high frequency decoupling. table 3 contains a list of recommended input capacitors. recommended input capacitors description mfg p/n 22f, 16v, x5r, 10%, 1206 murata grm31cr61c226me15 22f, 16v, x5r, 20%, 1206 taiyo yuden EMK316ABJ226ML-T table 3: recommended input capacitors output capacitor selection as seen from table 5, the en2390qi has been optimized for use with two 47f/0805 and two 22f/0805 output capacitors for best performance. for smallest solution size, various combinations of output capacitance may be used. see table 5 for details. low esr ceramic capacitors are required with x5r or x7r rated dielectric formulation. y5v or equivalent dielectric formulations must not be used as these lose too much capacitance with frequency, temperature and bias voltage. table 4 contains a list of recommended output capacitors output ripple voltage is determined by the aggregate output capacitor impedance. capacitor impedance, denoted as z, is comprised of capacitive reactance, effective series resistance, esr, and effective series inductance, esl reactance. placing output capacitors in parallel reduces the impedance and will hence result in lower ripple voltage. n total z z z z 1 ... 1 1 1 2 1 + + + =
en2390qi ? enpirion 2012 all rights reserved, e&oe enpirion c onfidential www.enpirion.com , page 14 recommended output capacitors description mfg p/n 47f, 6.3v, x5r, 20%, 1206 murata grm31cr60j476me19l 47f, 10v, x5r, 20%, 1206 taiyo yuden lmk316bj476ml-t 22f, 10v, x5r, 20%, 0805 panasonic ecj-2fb1a226m 22f, 10v, x5r, 20%, 0805 taiyo yuden lmk212bj226mg-t 100f, 6.3v, x5r, 20%, 1206 murata grm31cr60j107me39l taiyo yuden jmk316bj107ml-t table 4: recommended output capacitors
en2390qi ? enpirion 2012 all rights reserved, e&oe enpirion c onfidential www.enpirion.com , page 15 best performance cin = 2 x 22uf/1206 cout = 3 x 47uf/0805 + 2 x 22uf/0805 (vout 3.3v) cout = 2 x 47uf/1206 + 2 x 22uf/0805 (vout>3.3v) smallest solution size cin = 2 x 22uf/1206 vout 1.8v, cout = 2x47uf (0805)-6.3v 3.3v > vout > 1.8v, cout = 2x47uf (1206)- 10v pvin vout r a (k ) c a (pf) r ca (k ) nominal ripple (mv) nominal deviation (mv) r a (k ) c a (pf) r ca (k ) nominal ripple (mv) nominal deviation (mv) 14v 0.9v 200 39 16 12 91 75 18 8.2 15 93 1.2v 200 33 15 13 96 75 18 8.2 21 104 1.5v 200 27 13 14 109 75 18 8.2 27 110 1.8v 200 22 12 16 116 75 18 8.2 35 120 2.5v 200 18 8.2 20 143 75 15 8.2 54 150 3.3v 200 12 4.3 30 196 75 10 8.2 81 215 5.0v 200 5.6 0 46 295 75 12 8.2 106 305 12v 0.9v 200 47 12 11 97 75 27 5.1 15 96 1.2v 200 39 10 12 106 75 27 5.1 21 104 1.5v 200 33 9.1 13 113 75 27 5.1 27 112 1.8v 200 27 7.5 15 123 75 27 5.1 34 130 2.5v 200 22 3.9 18 149 75 22 5.1 52 162 3.3v 200 15 0 26 198 75 15 5.1 77 221 5.0v 200 6.8 0 39 306 75 18 5.1 96 313 10v 0.9v 200 56 7.5 10 101 75 56 2 15 99 1.2v 200 47 6.2 11 113 75 56 2 20 107 1.5v 200 47 4.3 12 116 75 39 2 26 122 1.8v 200 39 3.0 13 121 75 39 2 33 126 2.5v 200 27 0 16 157 75 33 2 50 169 3.3v 200 18 0 23 216 75 22 2 71 241 5.0v 200 8.2 0 34 333 75 22 2 82 290 8.0v 0.9v 200 82 3.3 9 110 75 100 0 15 108 1.2v 200 68 1.6 10 115 75 100 0 20 113 1.5v 200 56 0 10 123 75 82 0 25 122 1.8v 200 47 0 11 132 75 68 0 31 136 2.5v 200 39 0 14 160 75 47 0 46 183 3.3v 200 27 0 20 210 75 33 0 62 253 5.0v 200 12 0 25 338 75 33 0 62 301 6.6v 0.9v 200 100 0 8 117 75 100 0 14 121 1.2v 200 82 0 8 124 75 100 0 19 128 1.5v 200 82 0 9 130 75 100 0 24 138 1.8v 200 68 0 9 142 75 100 0 29 149 2.5v 200 47 0 12 175 75 68 0 41 188 3.3v 200 33 0 16 222 75 47 0 53 239 5v 0.9v 200 150 0 7 132 75 100 0 13 152 1.2v 200 120 0 7 138 75 100 0 18 161 1.5v 200 120 0 8 142 75 100 0 22 177 1.8v 200 100 0 8 154 75 100 0 25 183 2.5v 200 68 0 9 185 75 100 0 33 216 3.3v 200 47 0 12 231 75 68 0 36 265 table 5: r a , c a , and r ca values for various pvin/vout combinations: low v out ripple vs. smallest solution size. use the equations in figure 6 to calculate r a (for low v out ripple option) and r b . note 6 : nominal deviation is for a 9a load transient step . note 7 : for compensation values of output voltage in betw een the specified output voltages, choose compensat ion values of the lower output voltage setting.
en2390qi ? enpirion 2012 all rights reserved, e&oe enpirion c onfidential www.enpirion.com , page 16 thermal considerations thermal considerations are important power supply design facts that cannot be avoided in the real world. whenever there are power losses in a system, the heat that is generated by the power dissipation needs to be accounted for. the enpirion powersoc helps alleviate some of those concerns. the enpirion en2390qi dc-dc converter is packaged in an 8x11x3mm 68-pin qfn package. the qfn package is constructed with copper lead frames that have exposed thermal pads. the exposed thermal pad on the package should be soldered directly on to a copper ground pad on the printed circuit board (pcb) to act as a heat sink. the recommended maximum junction temperature for continuous operation is 125c. continuous operation above 125c may reduce long-term reliability. the device has a thermal overload protection circuit designed to turn off the device at an approximate junction temperature value of 150c. the en2390qi is guaranteed to support the full 4a output current up to 85c ambient temperature. the following example and calculations illustrate the thermal performance of the en2390qi. example: v in = 12v v out = 1.2v i out = 9a first calculate the output power. p out = 1.2v x 9a = 10.8w next, determine the input power based on the efficiency ( ) shown in figure 7. figure 7: efficiency vs. output current for v in = 12v, v out = 1.2v at 9a, 80% = p out / p in = 80% = 0.8 p in = p out / p in 10.8w / 0.8 13.5w the power dissipation (p d ) is the power loss in the system and can be calculated by subtracting the output power from the input power. p d = p in ? p out 13.5w ? 10.8w 2.7w with the power dissipation known, the temperature rise in the device may be estimated based on the theta ja value ( ja ). the ja parameter estimates how much the temperature will rise in the device fo r every watt of power dissipation. the en2390qi has a ja value of 16 oc/w without airflow. determine the change in temperature ( ? t) based on p d and ja . ? t = p d x ja ? t 2.7w x 16c/w = 43.2c 43c the junction temperature (t j ) of the device is approximately the ambient temperature (t a ) plus the change in temperature. we assume the initial ambient temperature to be 25c. t j = t a + ? t t j 25c + 43c 67c the maximum operating junction temperature (t jmax ) of the device is 125c, so the device can operate at a higher ambient temperature. the maximum ambient temperature (t amax ) allowed can be calculated. t amax = t jmax ? p d x ja 125c ? 43c 82c the maximum ambient temperature the device can reach is 82c given the input and output conditions . note that the efficiency will be slightly lower at higher temperatures and this calculation is an estimate. 0 10 20 30 40 50 60 70 80 90 100 0 1 2 3 4 5 6 7 8 9 efficiency (%) output current (a) sim efficiency vs. output current vout = 3.3v vout = 1.8v vout = 1.2v conditions v in = 12.0v avin = 3.3v dual supply
en2390qi ? enpirion 2012 all rights reserved, e&oe enpirion c onfidential www.enpirion.com , page 17 engineering schematic tbd figure 8: engineering schematic with engineering notes
en2390qi ? enpirion 2012 all rights reserved, e&oe enpirion c onfidential www.enpirion.com , page 18 layout recommendation tbd figure 9: top layer layout with critical components (top view). see figure 8 for corresponding schemati c. this layout only shows the critical components and top layer traces for minimum footprint in single- supply mode with enable tied to avin. alternate circuit configurations & other low-power pins need to be connected and routed according to customer application. please see the gerber files at www.enpirion.com for details on all layers. recommendation 1: input and output filter capacitors should be placed on the same side of the pcb, and as close to the en2390qi package as possible. they should be connected to the device with very short and wide traces. do not use thermal reliefs or spokes when connecting the capacitor pads to the respective nodes. the +v and gnd traces between the capacitors and the en2390qi should be as close to each other as possible so that the gap between the two nodes is minimized, even under the capacitors. recommendation 2: the pgnd connections for the input and output capacitors on layer 1 need to have a slit between them in order to provide some separation between input and output current loops. recommendation 3: the system ground plane should be the first layer immediately below the surface layer. this ground plane should be continuous and un-interrupted below the converter and the input/output capacitors. recommendation 4 : the thermal pad underneath the component must be connected to the system ground plane through as many vias as possible. the drill diameter of the vias should be 0.33mm, and the vias must have at least 1 oz. copper platin g on the inside wall, making the finished hole size around 0.20-0.26mm. do not use thermal reliefs or spokes to connect the vias to the ground plane. this connection provides the path for heat dissipation from the converter. recommendation 5 : multiple small vias (the same size as the thermal vias discussed in recommendation 4) should be used to connect ground terminal of the input capacitor and output capacitors to the system ground plane. it is preferred to put these vias along the edge of the gnd copper closest to the +v copper. these vias connect the input/output filter capacitors to the gnd plane, and help reduce parasitic inductances in the input and output current loops. if vias cann ot be placed under the capacitors, then place them on both sides of the slit in the top layer pgnd copper . recommendation 6 : avin is the power supply for the small-signal control circuits. it should be connected to the input voltage at a quiet point. in figure 9 this connection is made at the input capacitor. recommendation 7 : the layer 1 metal under the device must not be more than shown in figure 9. refer to the section regarding exposed metal on bottom of package. as with any switch-mode dc/dc converter, try not to run sensitive signal or control lines underneath the converter package on other layers. recommendation 8: the v out sense point should be just after the last output filter capacitor. kee p the sense trace short in order to avoid noise coupling into the node. contact enpirion technical support for any remote sensing applications. recommendation 9 : keep r a , c a , r b , and r ca close to the vfb pin (refer to figure 9). the vfb pin is a high-impedance, sensitive node. keep the trace to this pin as short as possible. whenever possible, connect r b directly to the agnd pins 52 and 53 instead of going through the gnd plane. recommendation 10 : follow all the layout recommendations as close as possible to optimize performance. enpirion provides schematic and layout reviews for all customer designs. contact enpirion applications engineering for detailed support (techsupport@enpirion.com).
en2390qi ? enpirion 2012 all rights reserved, e&oe enpirion c onfidential www.enpirion.com , page 19 design considerations for lead-frame based modules exposed metal on bottom of package lead-frames offer many advantages in thermal perfor mance, in reduced electrical lead resistance, and i n overall foot print. however, they do require some s pecial considerations. in the assembly process lead frame construction req uires that, for mechanical support, some of the lea d-frame cantilevers be exposed at the point where wire-bond or internal passives are attached. this results in several small pads being exposed on the bottom of the packa ge, as shown in figure 10. only the thermal pad and the perimeter pads are to be mechanically or electrically connected to the pc board. the pcb top layer under the en2390qi should be clea r of any metal (copper pours, traces, or vias) exce pt for the thermal pad. the ?shaded-out? area in figure 10 represents the area that should be clear of any me tal on the top layer of the pcb. any layer 1 metal under t he shaded-out area runs the risk of undesirable sho rted connections even if it is covered by soldermask. the solder stencil aperture should be smaller than the pcb ground pad. this will prevent excess solder from causing bridging between adjacent pins or other exp osed metal under the package. please consult the enpirion manufacturing application note for more de tails and recommendations. figure 10: lead-frame exposed metal (bottom view) shaded area highlights exposed metal that is not to be mechanically or electrically connected to the p cb.
en2390qi ? enpirion 2012 all rights reserved, e&oe enpirion c onfidential www.enpirion.com , page 20 recommended pcb footprint figure 11: en2390qi pcb footprint (top view)
en2390qi ? enpirion 2012 all rights reserved, e&oe enpirion c onfidential www.enpirion.com , page 21 package and mechanical figure 12: en2390qi package dimensions (bottom view) packing and marking information : http://www.enpirion.com/resource-center-packing-and -marking-information.htm contact information enpirion, inc. perryville iii corporate park 53 frontage road - suite 210 hampton, nj 08827 usa phone: 1.908.894.6000 fax: 1.908.894.6090 enpirion reserves the right to make changes in circ uit design and/or specifications at any time withou t notice. information furnished by enpirion is believed to be accurate and reliable. enpirion assu mes no responsibility for its use or for infringeme nt of patents or other third party rights, which ma y result from its use. enpirion products are not auth orized for use in nuclear control systems, as criti cal components in life support systems or equipment used in hazardous environment without the express w ritten authority from enpirion

▲Up To Search▲

Price & Availability of EMK316ABJ226ML-T

	To Download EMK316ABJ226ML-T Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .